

---

# Xbridge ASIC Specification

---

*Revision 0.5*

*for Rev A Si*

Do not copy or distribute this  
document

Steven Miller

## *Preface*

This document specifies the functionality and operation of the Xbridge ASIC. In the course of developing this specification, many people provided valuable assistance. I would like to take this opportunity to thank them for the help that contributes to the creation of this specification.

XBridge is a combination of existing components (the Bridge and the Crossbow). I would like to thank the designers of the Bridge, Anan Nagarajan and the designers of the Crossbow, Rob Martin without whom this ASIC would not be possible.

I would like to thank John Keen for his review of this document.

CHAPTER 1	Overview .....	15
1.1	Part Name .....	15
1.2	System Architecture Overview .....	15
1.3	Crossbow Subsection .....	18
1.3.1	Source Link .....	18
1.3.2	Destination Link .....	20
1.3.3	Widget 0 .....	20
1.3.4	Crossbar Interconnect .....	20
1.4	PCI Bridge Subsection .....	21
1.4.1	<i>Crosstalk</i> Receive and Transmit Processors .....	22
1.4.2	PCI Bus (PCI Master & Slave) .....	23
1.4.3	Request Dispatcher .....	23
1.4.4	Request Generator and Prefetcher .....	23
1.4.5	Data Buffers .....	24
1.4.6	Interrupts .....	24
1.5	Changes in Bridge .....	24
1.6	Changes in Crossbow .....	26
1.7	Related Documents .....	29
1.8	Terms .....	29
1.9	Signal Names .....	30
1.10	Programmers Notes .....	30
1.11	Reading This Document .....	30
CHAPTER 2	Pin Descriptions .....	31
2.1	Pin Descriptions .....	31
2.1.1	<i>Crosstalk</i> Interface Pins .....	31
2.1.2	PCI Interface Pins .....	36
2.1.3	PCI PLL Pins .....	39
2.1.4	Miscellaneous Pins .....	40
2.1.5	Test Pins .....	41
CHAPTER 3	XBridge Architecture .....	43
3.1	Core Differences .....	43
3.1.1	Internal Crossbow Changes .....	43
3.1.2	Internal PCI Bridge Changes .....	43
3.2	XBridge Mode .....	44
3.3	Super Bridge Mode .....	45
CHAPTER 4	Crossbow Subsection Programmers Interface .....	47
4.1	Overview .....	47
4.1.1	Error Handling .....	48

4.1.2	Buffer Flush mechanism	55
4.1.3	Arbitration Control	55
4.1.4	Dual Host Support	57
4.2	Address Map	58
4.3	Register Definitions	63
4.3.1	Link (x) Input Buffer Flush	63
4.3.2	Link (x) Control Register	63
4.3.3	Link (x) Status Register	65
4.3.4	Link (x) Auxiliary Status	67
4.3.5	Link (x) Arbitration Upper	68
4.3.6	Link (x) Arbitration Lower	70
4.3.7	Link (x) Reset	70
4.3.8	Crossbow Identification	70
4.3.9	Crossbow Error Command Word	71
4.3.10	Crossbow Error Upper Address	72
4.3.11	Crossbow Error Lower Address	72
4.3.12	Crossbow Interrupt Destination Upper Address	73
4.3.13	Crossbow Interrupt Destination Lower Address	73
4.3.14	Crossbow Arbitration Reload	74
4.3.15	Crossbow Packet Time-out register	74
4.3.16	Crossbow Widget 0 Status	74
4.3.17	Crossbow Widget 0 Control	76
4.3.18	Crossbow LLP Control	77
4.3.19	Crossbow Performance Counter A	78
4.3.20	Crossbow Performance Counter B	78
4.3.21	Crossbow NIC register	78
4.3.22	Crossbow Widget 0 Reset Fence	81
4.3.23	Crossbow Link 8 Reset Fence	81
4.3.24	Crossbow Lock Register	82
4.4	Function Errata	83
4.4.1	Double Overflow	83
4.4.2	Supported Crosstalk Packet Types	83

## CHAPTER 5 Crossbar Subsection Architectural Description . . . . .85

5.1	Overview	85
5.1.1	Clocking regimes	86
5.2	Crossbar Switch	87
5.3	Link Controller	88
5.3.1	Source Link Controller	89
5.3.2	Source Synchronous Receiver and Link Level Protocol Receiver	90
5.3.3	Input Packet Buffer	93
5.3.4	Packet Receive Control	93
5.3.5	Free Buffer FIFO	94
5.3.6	Crossbar Request Manager	95
5.3.7	Packet Dispatch Control	100
5.3.8	Exception module/Error handling	102
5.3.9	Destination Link Controller	108
5.3.10	Crossbar Connection Arbitration	108
5.3.11	Free buffer issue logic and Crossbar Flow Control	112
5.3.12	Link Level Protocol Transmitter and Source Synchronous Driver	113
5.4	Widget 0	115
5.4.1	Internal Register Access	116

5.4.2 Error Processing	117
5.4.3 Interrupt processing	118
5.4.4 Buffer Flush Handling	118
5.4.5 Timers	119
5.5 Reset of Device	121
<b>CHAPTER 6 PCI Bridge Internal Registers</b>	<b>123</b>
6.1 Internal Register Address Map	123
6.2 Crosstalk Registers	132
6.2.1 PCI Bridge Identification Register	132
6.2.2 PCI Bridge Status Register	133
6.2.3 PCI Bridge Error Upper Address	133
6.2.4 PCI Bridge Error Lower Address	134
6.2.5 PCI Bridge Control Register	134
6.2.6 PCI Bridge Request Time-out Value Register	135
6.2.7 PCI Bridge Interrupt Destination Upper Address Register	136
6.2.8 PCI Bridge Interrupt Destination Lower Address Register	136
6.2.9 PCI Bridge Error Command Word Register	137
6.2.10 PCI Bridge LLP Configuration Register	138
6.2.11 PCI Bridge Target Flush Register	138
6.2.12 Aux Error Command Word Register	138
6.2.13 Response Buffer Error Upper Address	139
6.2.14 Response Buffer Error Lower Address	140
6.2.15 Test Pin Control Register	140
6.3 Mapping Registers	142
6.3.1 PCI Bridge Direct Mapping Register	142
6.4 Arbitration Register	142
6.5 NIC Register	143
6.6 PCI	144
6.6.1 Time-out Register	144
6.6.2 PCI Type 1 Configuration Register	145
6.6.3 PCI Error Upper Address Register	145
6.6.4 PCI Error Lower Address Register	146
6.7 Interrupt Registers	146
6.7.1 INT_STATUS Register	147
6.7.2 INT_ENABLE Register	150
6.7.3 RESET_INT_STATUS Register	151
6.7.4 INT_MODE Register	152
6.7.5 INT_DEV Register	153
6.7.6 HOST_ERR_FIELD	154
6.7.7 Interrupt (x) Host Address Register	154
6.7.8 Error Interrupt View Register	155
6.7.9 Multiple Interrupt Register	157
6.7.10 Force Always Interrupt (x) Register	159
6.7.11 Force Interrupt (x) Register	159
6.8 Device Registers	159
6.8.1 Device (x)	161
6.8.2 Device (x) Write Request Buffer Flush	163
6.8.3 Even Device Read Response Buffer Register	163
6.8.4 Odd Device Read Response Buffer Register	165
6.8.5 Read Response Buffer Status Register	166

6.8.6	Read Response Buffer Clear Register	166
6.8.7	PCI Bridge Buffer (x) Upper address Register	167
6.8.8	PCI Bridge Buffer (x) Lower Address Register	168
6.9	Performance Registers	168
6.9.1	Buffer (x) Flush Count with Data Touch Register	169
6.9.2	Buffer (x) Flush Count w/o Data Touch Register	169
6.9.3	Buffer (x) Request in Flight Count Register	169
6.9.4	Buffer (x) Prefetch Request Count Register	170
6.9.5	Buffer (x) Total PCI Retry Count Register	170
6.9.6	Buffer (x) Max PCI Retry Count Register	170
6.9.7	Buffer (x) Max Latency Count Register	171
6.9.8	Buffer (x) Clear All Register	171

## CHAPTER 7 PCI Bridge Address Mapping . . . . . 173

7.1	Bus Address Maps	173
7.1.1	PCI Address Map	173
7.1.2	Crosstalk System Address Map	175
7.2	Crosstalk to PCI Bus Mapping	175
7.2.1	Crosstalk View of PCI	175
7.2.2	Crosstalk Mapping Registers	177
7.2.3	Crosstalk Widget Space Address Map	179
7.3	PCI Bus to Crosstalk Mapping	180
7.3.1	PCI View of Crosstalk	181
7.3.2	PCI Direct Mapping	182
7.3.3	PCI Page Mapping	186
7.3.4	Packetization of PCI Operations	189
7.3.5	PCI Address Translation Flow Chart	189

## CHAPTER 8 PCI Interface Unit and It's Operation . . . . . 193

8.1	PCI Bus Operation	193
8.1.1	PCI Commands	194
8.1.2	PCI Basic Operations	195
8.1.3	Termination	197
8.1.4	PCI Arbitration	198
8.2	Unsupported PCI Features	199
8.3	Bridge PCI Operations	200
8.3.1	Crosstalk Writes PCI	200
8.3.2	Crosstalk Reads PCI	200
8.3.3	Interrupt Acknowledge	201
8.3.4	PCI Writes Crosstalk	201
8.3.5	PCI Reads Crosstalk	202
8.4	Bridge PCI Arbitration	203
8.5	Bridge PCI Interrupt	206
8.6	PCI Configuration Space ID Select	206

CHAPTER 9	PCI Bridge Subsection Data Buffers . . . . .	209
9.1	Data Buffer Overview . . . . .	209
9.2	Widget Master Buffers . . . . .	209
9.3	PCI Master Buffers . . . . .	210
9.3.1	Read Response Buffers	210
9.3.2	Write Request Buffers	213
CHAPTER 10	PCI Interrupts. . . . .	215
10.1	Bridge Interrupt Introduction . . . . .	215
10.2	Interrupt Operations . . . . .	216
CHAPTER 11	PCI Bridge Subsection Error Cases. . . . .	219
11.1	Incoming <i>Crosstalk</i> Packets . . . . .	219
11.1.1	Response Packets	220
11.1.2	Request Packets	221
11.1.3	Receive Link Errors	223
11.2	Outgoing <i>Crosstalk</i> Packets . . . . .	223
11.2.1	Transmit Link Errors	223
11.3	SSRAM Parity Errors . . . . .	224
11.4	PCI Errors . . . . .	224
11.4.1	Bridge as PCI Master Errors	224
11.4.2	Bridge as PCI Slave Errors	225
A.1	Big Endian System . . . . .	228
A.1.1	Swapping	228
A.1.2	No Swapping	232
A.2	Little Endian System . . . . .	236
A.2.1	Byte Swapping	236
A.2.2	No Swapping	240
B.1	Rev1.0 . . . . .	245
C.1	Addressing in a Godzilla System . . . . .	247
11.5	Current Anomalies in Rev1 Si . . . . .	254





<b>Figure 1</b>	XBridge System Block Diagram .....	16
<b>Figure 2</b>	Super Bridge Mode Block Diagram .....	17
<b>Figure 3</b>	XBridge Block Diagram .....	18
<b>Figure 4</b>	<i>XBridge</i> Bridge Subsection Block Diagram .....	22
<b>Figure 5</b>	Crossbow Block Diagram .....	86
<b>Figure 6</b>	Crossbar Switch .....	88
<b>Figure 7</b>	Source Link Controller .....	90
<b>Figure 8</b>	.....	92
<b>Figure 9</b>	LLPr interface 16 bit mode, with packet error .....	93
<b>Figure 10</b>	XBAR Request Dispatch .....	96
<b>Figure 11</b>	Request Manager Detail .....	97
<b>Figure 12</b>	Packet Dispatch Control .....	102
<b>Figure 13</b>	Flow diagram packet time-out processing .....	107
<b>Figure 14</b>	Crossbar Connection Arbitration Diagram .....	111
<b>Figure 15</b>	General Ring Arbitration Implementation .....	112
<b>Figure 16</b>	LLPt transmitting .....	116
<b>Figure 17</b>	Widget 0 Datapath .....	120
<b>Figure 18</b>	Crosstalk View of the PCI Bus .....	177
<b>Figure 19</b>	32-bit Address PCI View of Crosstalk .....	182
<b>Figure 20</b>	PCI PMU .....	187
<b>Figure 21</b>	PCI Address Translation Flow Chart 1 .....	190
<b>Figure 22</b>	PMU Address Translation Flow Chart .....	191
<b>Figure 23</b>	Direct Address Translation Flow Chart .....	191
<b>Figure 24</b>	PCI Write (32-bit address) .....	196
<b>Figure 25</b>	PCI Read (32-bit address) .....	197
<b>Figure 26</b>	PCI Arbitration .....	199
<b>Figure 27</b>	Arbitration Priority Rings .....	204
<b>Figure 28</b>	Arbitration Examples .....	206
<b>Figure 29</b>	Level Triggered Interrupts .....	217
<b>Figure 30</b>	Heart & R10000 Address Map to Bridge .....	248



<b>Table 1</b>	Port 8 Reset Fence Register . . . . .	27
<b>Table 2</b>	Register Map Changes . . . . .	28
<b>Table 3</b>	Crosstalk Interface Pins . . . . .	31
<b>Table 4</b>	PCI Bus Pins . . . . .	36
<b>Table 5</b>	PCI PLL Pins . . . . .	39
<b>Table 6</b>	Misc Pins . . . . .	40
<b>Table 7</b>	Test Pins . . . . .	41
<b>Table 8</b>	Link Controller Error Summary . . . . .	52
<b>Table 9</b>	Widget 0 Error Conditions . . . . .	54
<b>Table 10</b>	Widget 0 Register Address Map . . . . .	58
<b>Table 11</b>	Link(x) Control Register . . . . .	63
<b>Table 12</b>	Link(x) Status Register . . . . .	66
<b>Table 13</b>	Link(x) Auxiliary Status . . . . .	67
<b>Table 14</b>	Link (x) Arbitration Register . . . . .	69
<b>Table 15</b>	Link (x) Arbitration Register . . . . .	70
<b>Table 16</b>	Crossbow Identification Register . . . . .	71
<b>Table 17</b>	Crossbow Error Command Word Register . . . . .	72
<b>Table 18</b>	Crossbow Error Upper Address Register . . . . .	72
<b>Table 19</b>	Crossbow Error Lower Address Register . . . . .	73
<b>Table 20</b>	Crossbow Interrupt Destination Upper Address Register . . . . .	73
<b>Table 21</b>	Crossbow Interrupt Destination Lower Address Register . . . . .	73
<b>Table 22</b>	Crossbow Arbitration Reload Register . . . . .	74
<b>Table 23</b>	Crossbow Packet Time-out register . . . . .	74
<b>Table 24</b>	Crossbow Widget 0 Status Register . . . . .	75
<b>Table 25</b>	Crossbow Widget 0 Control Register . . . . .	76
<b>Table 26</b>	Crossbow LLP Control Register . . . . .	77
<b>Table 27</b>	Crossbow Performance Counter A . . . . .	78
<b>Table 28</b>	Crossbow Performance Counter B . . . . .	78
<b>Table 29</b>	Crossbow NIC register . . . . .	79
<b>Table 30</b>	MicroLAN interface usage . . . . .	79
<b>Table 31</b>	Number in a can contents . . . . .	80
<b>Table 32</b>	Crossbow Widget 0 Reset Fence . . . . .	81
<b>Table 33</b>	Crossbow Link 8 Reset Fence . . . . .	82

<b>Table 35</b>	Supported Crosstalk Packet types .....	83
<b>Table 36</b>	Xbar Request Queue Entry .....	99
<b>Table 37</b>	PCI Bridge Register Address Map.....	124
<b>Table 38</b>	PCI Bridge Identification Register.....	132
<b>Table 39</b>	PCI Bridge Status Register .....	133
<b>Table 40</b>	PCI Bridge Error Upper Address Register.....	133
<b>Table 41</b>	PCI Bridge Error Lower Address Register .....	134
<b>Table 42</b>	PCI Bridge Control Register .....	134
<b>Table 43</b>	PCI Bridge Request Time-out Value Register .....	135
<b>Table 44</b>	PCI Bridge Interrupt Destination Upper Address Register .....	136
<b>Table 45</b>	PCI Bridge Interrupt Destination Lower Address Register .....	136
<b>Table 46</b>	PCI Bridge Error Command Word Register .....	137
<b>Table 47</b>	PCI Bridge LLP Configuration Register .....	138
<b>Table 48</b>	Aux Error Command Word Register .....	138
<b>Table 49</b>	Response Buffer Error Upper Address Register .....	139
<b>Table 50</b>	Response Buffer Error Lower Address Register .....	140
<b>Table 51</b>	Test Pin Control Register.....	140
<b>Table 52</b>	PCI Bridge Auxiliary Space and Direct Mapping Register.....	142
<b>Table 53</b>	ARB_PRIORITY Register.....	142
<b>Table 54</b>	NIC Register .....	143
<b>Table 55</b>	PCI Time-out Register.....	144
<b>Table 56</b>	PCI Type 1 Configuration Register .....	145
<b>Table 58</b>	PCI Error Lower Address Register .....	146
<b>Table 59</b>	Bridge INT_STATUS Register .....	148
<b>Table 60</b>	Bridge INT_ENABLE Register.....	150
<b>Table 61</b>	Bridge INT_RESET Register .....	151
<b>Table 62</b>	INT_MODE register .....	152
<b>Table 63</b>	INT_DEV register .....	153
<b>Table 64</b>	HOST_ERR_FIELD register.....	154
<b>Table 65</b>	Interrupt (x) Host register .....	154
<b>Table 66</b>	Error Interrupt View Register .....	155
<b>Table 67</b>	Bridge INT_STATUS Register .....	157
<b>Table 68</b>	Device (x) Registers.....	161

<b>Table 69</b>	Even Device Read Response Buffer Register . . . . .	163
<b>Table 70</b>	Odd Device Read Response Buffer Register . . . . .	165
<b>Table 71</b>	Read Response Buffer Status Register. . . . .	166
<b>Table 72</b>	Read Response Buffer Clear Register . . . . .	166
<b>Table 73</b>	PCI Bridge Buffer Upper Address Register. . . . .	167
<b>Table 74</b>	PCI Bridge Buffer Lower Address Register . . . . .	168
<b>Table 75</b>	Flush Count with Data Touch Register . . . . .	169
<b>Table 76</b>	Flush Count without Data Touch Register. . . . .	169
<b>Table 77</b>	In-flight Count Register . . . . .	169
<b>Table 78</b>	Prefetch Count Register . . . . .	170
<b>Table 79</b>	PCI Retry Count Register . . . . .	170
<b>Table 80</b>	Max PCI Retry Count Register . . . . .	170
<b>Table 81</b>	Max Latency Count Register . . . . .	171
<b>Table 82</b>	Bridge section of the XBridge PCI Memory Space Usage. . . . .	174
<b>Table 83</b>	Device Offset Index DEV_OFF. . . . .	178
<b>Table 84</b>	Widget Space Address Map. . . . .	179
<b>Table 85</b>	PCI Configuration Space . . . . .	180
<b>Table 86</b>	32-bit Direct Mapped Offset Address . . . . .	183
<b>Table 87</b>	64-bit Address Direct Map Attributes . . . . .	184
<b>Table 88</b>	Direct Mapping Attributes Per Device. . . . .	184
<b>Table 89</b>	Address Attributes In 32 Bit Address Direct Space. . . . .	185
<b>Table 90</b>	Address Attributes In 64 Bit Address Direct Space. . . . .	186
<b>Table 91</b>	Address Attributes In Page Mapped Space . . . . .	186
<b>Table 93</b>	PCI Commands . . . . .	194
<b>Table 94</b>	Configuration ID Select Lines . . . . .	207
<b>Table 95</b>	Response Packet Error Conditions. . . . .	220
<b>Table 96</b>	Request Packet Error Conditions . . . . .	221
<b>Table 97</b>	Receive Link Errors . . . . .	223
<b>Table 98</b>	Receive Link Errors . . . . .	223
<b>Table 99</b>	PCI Master Errors . . . . .	224
<b>Table 100</b>	PCI Slave Errors. . . . .	225
<b>Table 101</b>	Byte Data Big Endian SysAD to PCI-32 with Byte Swap. . . . .	228
<b>Table 102</b>	Half Word Data Big Endian SysAD to PCI-32 with Byte Swap . . . . .	228

<b>Table 103</b>	Word Data Big Endian SysAD to PCI-32 with Byte Swap . . . . .	229
<b>Table 104</b>	Double Word Data Big Endian SysAD to PCI-32 with Byte Swap	230
<b>Table 105</b>	Byte Data Big Endian SysAD to PCI-64 with Byte Swap. . . . .	230
<b>Table 106</b>	Half Word Data Big Endian SysAD to PCI-64 with Byte Swap .	231
<b>Table 107</b>	Word Data Big Endian SysAD to PCI-64 with Byte Swap . . . . .	231
<b>Table 108</b>	Double Word Data Big Endian SysAD to PCI-64 with Byte Swap	232
<b>Table 109</b>	Byte Data Big Endian SysAD to PCI-32 No Swap . . . . .	232
<b>Table 110</b>	Half Word Data Big Endian SysAD to PCI-32 No Swap . . . . .	233
<b>Table 111</b>	Word Data Big Endian SysAD to PCI-32 No Swap . . . . .	233
<b>Table 112</b>	Double Word Data Big Endian SysAD to PCI-32 No Swap . . . .	234
<b>Table 113</b>	Byte Data Big Endian SysAD to PCI-64 No Swap . . . . .	234
<b>Table 114</b>	Half Word Data Big Endian SysAD to PCI-64 No Swap . . . . .	235
<b>Table 115</b>	Word Data Big Endian SysAD to PCI-64 No Swap . . . . .	235
<b>Table 116</b>	Double Word Data Big Endian SysAD to PCI-64 No Swap . . . .	236
<b>Table 117</b>	Byte Data Little Endian SysAD to PCI-32 with Byte Swap . . . .	236
<b>Table 118</b>	Half Word Data Little Endian SysAD to PCI-32 with Byte Swap	237
<b>Table 119</b>	Word Data Little Endian SysAD to PCI-32 with Byte Swap . . .	237
<b>Table 120</b>	Double Word Data Little Endian SysAD to PCI-32 with Byte Swap	238
<b>Table 121</b>	Byte Data Little Endian SysAD to PCI-64 with Byte Swap . . . .	238
<b>Table 122</b>	Half Word Data Little Endian SysAD to PCI-64 with Byte Swap	239
<b>Table 123</b>	Word Data Little Endian SysAD to PCI-64 with Byte Swap . . .	239
<b>Table 124</b>	Double Word Data Little Endian SysAD to PCI-64 with Byte Swap	240
<b>Table 125</b>	Byte Data Little Endian SysAD to PCI-32 No Swap . . . . .	240
<b>Table 126</b>	Half Word Data Little Endian SysAD to PCI-32 No Swap . . . . .	240
<b>Table 127</b>	Word Data Little Endian SysAD to PCI-32 No Swap . . . . .	241
<b>Table 128</b>	Double Word Data Little Endian SysAD to PCI-32 No Swap . .	242
<b>Table 129</b>	Byte Data Little Endian SysAD to PCI-64 No Swap . . . . .	242
<b>Table 130</b>	Half Word Data Little Endian SysAD to PCI-64 No Swap . . . . .	243
<b>Table 131</b>	Word Data Little Endian SysAD to PCI-64 No Swap . . . . .	243
<b>Table 132</b>	Double Word Data Little Endian SysAD to PCI-64 No Swap . .	244
<b>Table 133</b>	Widget Base Address . . . . .	249
<b>Table 134</b>	Address Map From Base Address . . . . .	249

---

## 1.1 Part Name

---

Part Name: XBridge

SGI Part Number: 099-0182-001

Vendor: IBM

Vendor Part Number: 21L06674

Process Design Technology: SA-12 CMOS 5-Layer Metal

Package: 1088 CCGA 42mm w/ 87 mil columns

Die Size: 10.1mm x 10.1mm

Estimate Gate Count: 1,000 K


---

## 1.2 System Architecture Overview

---

The *XBridge* ASIC is a controller which provides an integration of the Crossbow and Bridge ASIC functionality. To that end, this document is the combination of the Crossbow and Bridge ASIC specifications. The

first sections are based on the Crossbow and the latter sections are the PCI Bridge.



**Figure 1** XBridge System Block Diagram

The *XBridge* ASIC is a member of the *Godzilla* architecture family. Figure 1 contains a block diagram for a typical I/O system using XBridge. For a complete description of the *Godzilla* architecture please refer to the *Godzilla Architecture Specification*. The *XBridge* ASIC can be used to support I/O devices on either XIO or expansion with option card slots on the industry standard PCI bus.

An *XBridge* can operate in two modes, the first (*XBridge* mode) is as shown in Figure 1, a combination of pci bridges and crossbow. The second mode, (*Super Bridge* mode) which allows the *XBridge* to function as



2 Bridge widgets each with a single pci bus. In this mode, four of the crosstalk ports and the internal crossbar are not used (See Figure 2). No communication between the pci busses is allowed internally. The basic operation of XBridge in this mode is like having two Bridge ASICs.





Figure 2

## Super Bridge Mode Block Diagram

Shown in Figure 3 is a block diagram of the *XBridge* ASIC. The *XBridge* also contains a JTAG controller for boundary scan capability. The term XIO port is used in the systems environment to indicate a Crosstalk port. This document interchanges these terms throughout.

Figure 3 contains six major modules, the Source Link, the Destination Link, the Crossbar, Widget 0, which are all part of the Crossbow subsection. The Bridge subsection and the LLP.



**Figure 3** XBridge Block Diagram

## 1.3 Crossbow Subsection

The Crossbar subsection consists of the Source Link, the Destination Link (Dest Link), the Crossbar, and Widget 0. Detailed operation and diagrams can be found in the Crossbow Subsection Architectural Description Chapter.

### 1.3.1 Source Link

The source link controller (Source Link) handles all incoming traffic between the physical link interface (LLP) or PCI Bridge and the crossbar. The LLP handles the all Link Protocol and passes complete micropackets to the source link. The PCI Bridge also passes complete micropackets to the source link.

The source link's packet receive control logic scans the sideband data in the micropacket for "crosstalk packet start" code. If this is received the

control logic will begin filling one of 4 input packet buffers. The input packet buffer serves two purposes, it provides a place to park a crosstalk packet when the packet destination is busy and it provides for rate matching between the data stream coming from a LLP port operating in 8-bit mode and the crossbar. The Crossbow architecture is such that the crossbar transfers data at 800 Mbytes/sec; however, the LLP's provide data at either 400 Mbytes/sec or 800 Mbytes/sec depending on whether they are associated with 8 bit or 16 bit links respectively. The PCI Bridge always provides data at the 800 Mbytes/sec rate.

The packet receive logic will also write pertinent information from the command word portions of the packet and place it in the crossbar request queue which is located in the request manager section of the source link. The information written into the crossbar request queue defines the Crosstalk packet's destination, priority, and type (request or response). It is the request manager's job to determine which packets are eligible for arbitration and from among the packets that are eligible for arbitration select the packet which has the highest priority and arbitrate for a connection to that packet's destination crossbar port. While the crosstalk packet is being received and put into one of the input packet buffers, the request manager will check the status of the destination port (port\_status in the destination link) and the priority of the packets in the queue to determine which of the packets in the input packet buffer has the highest priority. Details of the request manager selection algorithm are left for the architectural description portions of this document.

If the packet which has just entered the queue has the highest priority of all packets currently in the queue, it will advance to the front of the queue and enter the crossbar connection arbitration phase. If there are higher priority crossbar connection requests already in the queue, it will wait until they are serviced.

During the crossbar arbitration phase the request manager sends a crossbar connection request (port\_req) to the destination link controller (Dest Link) associated with the Crosstalk packet's destination. The request manager then alerts the packet dispatch control (in the Source Link) that a crossbar connection arbitration is in progress.

When the Crosstalk packet wins arbitration a port\_grant signal will be sent back from the destination link controller to the requesting source. The dispatch controller will begin transferring the packet out of the input packet buffer and into the crossbar. The request manager will then retire the entry from the request queue. As the dispatch controller is transferring the packet it monitors the destination's buffer full flag (Buffull). This

flag indicates to the source that the destination can currently accept no more data.

When the transfer of the packet nears completion the dispatch controller will release control of the destination port by asserting `port_release`. This frees the crossbar connection arbiter to start a new arbitration phase and establish a new crossbar connection.

Once the dispatch controller has finished transferring the packet to the destination link, a "credit" is returned to the initiator widget. Credits are returned via the return sideband data stream. The credit indicates an input packet buffer slot has been freed.

### 1.3.2 Destination Link

The central connection through which all link controllers pass data is the crossbar switch. The crossbar switch consists of 9 ports, 6 of which are used for external XIO ports, 2 for PCI interfaces, and the last for widget 0. Each crossbar connection consists of one 68 bit source port and one 68 bit destination port. The destination ports utilizes a 68 bit wide by 8 mux to establish a connection from the source ports. The 68 bits consist of 64 bits of data, 3 bits of sideband information and 1 bit of control (bit indicates valid data). The destination link controller's crossbar connection arbiter controls the mux. All data is registered in and registered out of the crossbar, hence it is a "one hop" interconnect.

### 1.3.3 Widget 0

All access to internal registers in the crossbow is via widget 0. Widgets wishing to modify crossbow registers should direct their request packets to the widget 0 destination. Widget 0 behaves much the same as any set of link controllers. Source link controllers wishing to connect to widget 0 send a crossbar connection request to widget 0. The widget 0 crossbar connection arbiter will send an acknowledgment and then receive the packet. After widget 0 has received the packet it will perform the necessary operations on the Crossbow registers. If a response is required, widget 0 will then form a response packet and transfer it back to the initiating widget via the crossbar.

### 1.3.4 Crossbar Interconnect


The central connection through which all link controllers pass data is the crossbar switch. The destination link controller's crossbar connection ar-

biter controls the mux. All data is registered in and registered out of the crossbar, hence it is a "one hop" interconnect.

## **1.4 PCI Bridge Subsection**

---

The figure below contains a block diagram of the PCI bridge sub section in the XBridge ASIC. The major subsections are the Crosstalk Transmit and Receive Processors (CTP & CRP), the Request Dispatcher, the PCI Master and Slave, the Interrupt Controller, the Data Buffers and the Request Generator /Prefetcher.



**Figure 4** XBridge Bridge Subsection Block Diagram

### 1.4.1 Crosstalk Receive and Transmit Processors

The PCI Bridge subsection communicates to the XBridge core through the *Crosstalk* Receive Processor (CRP) and *Crosstalk* Transmit Processor (CTP) CTP blocks. The *Crosstalk* receive and transmit processors provide link control and buffering of packets sent and received from the Crossbar (XBridge mode) or XIO port (Super Bridge mode). The *Crosstalk* Receive Processor (CRP) receives packets and transfers them

to either the data buffers (response packets) or the request dispatcher (request packets). The Crosstalk Transmit Processor (CTP) gathers responses and bus-generated requests and transmits them to other widgets.

### 1.4.2 PCI Bus (PCI Master & Slave)

The PCI Local Bus is a 32-bit or 64-bit bus with multiplexed address and data lines. The synchronous bus can operate at a speed up to 66 MHz in burst mode which provides a very high host/memory to peripheral transfer rate. For more detailed information please refer to the PCI Local Bus Specification revision 2.1. The bus is processor independent in that there are no processor specific operations which might exclude general purpose processors. Devices are configurable by the host. PCI devices can act as a bus master to transfer data to and from the host or they can access other local PCI devices or devices via the Crosstalk Interconnect. Supporting PCI Bus allows SGI to have a large number of third party high performance, low cost peripheral devices to choose from to provide most functionality and best I/O throughput while the I/O bus (PCI) can last for several generations without a need to change. The *XBridge* supports eight PCI devices. (Due to PCI loading restrictions, the *XBridge* can support only four add-in cards, loading will be less when operating at 66MHz.)

### 1.4.3 Request Dispatcher

The request dispatcher decodes and distributes all incoming requests to the different functional units. It is also responsible for returning the response from those requests, providing any address translation, and error checking. The *Crosstalk* to PCI bus translation mechanism consists of generating a PCI bus address from the *Crosstalk* address. This translation occurs using fixed regions defined in widget slot space and auxiliary I/O space. For detailed description of the address maps and use please refer to the PCI Bridge Address Mapping Chapter.

### 1.4.4 Request Generator and Prefetcher

The request generator is responsible for crosstalk request packet generation, address translation, and response buffer management. The request generator translation mechanism uses two mapping techniques, a direct map scheme for a portion of system memory and a page mapped scheme for the rest. The direct map scheme uses internal registers and predefined areas to perform mapping. The page map scheme uses a Page Mapping Unit (PMU) to perform address translation on a page basis.

To speed up the read access performed by the PCI devices to data residing across the *Crosstalk* Interconnect, the Prefetcher circuit will use attributes from the address to decide whether to prefetch more data following current address. This enables faster read response time when sequential reads are performed by the PCI I/O devices.

### 1.4.5 Data Buffers

Data Buffers provide data buffering between *Crosstalk* Interconnect and PCI circuit. It off loads read/write packets from high speed, non-stallable *Crosstalk* Bus to the lower performance, two-way handshaking PCI buses.

### 1.4.6 Interrupts

Eight external active low interrupt pins from each PCI Bus are connected to the *XBridge*. The assignment of the pins is not predefined. All interrupt drivers should be open drain or open collector so that multiple devices can drive the same *XBridge* pin or one device can have multiple interrupt pins to report different cases. Any time there is a change on an interrupt pin, *XBridge* reports that to the host via a double word write packet. (Reporting the low to high transition of the active low pins can be individually disabled.) Each PCI subsection in *XBridge* will also send interrupts to the host when some abnormal conditions occur on the *Crosstalk* Bus or PCI Bus. These conditions can be found in the PCI Bridge Subsection Error Cases Chapter.

Each interrupt condition is individually enabled or disabled by the host. The *XBridge* reports all the interrupt activities to the host while they are enabled. The *XBridge* does not maintain local interrupt priority and no interrupt condition can prevent the reporting of other interrupts.

---

## 1.5 Changes in Bridge

---

- 1) Remove GIO mode
- 2) Remove External SSRAM, reflect 0xc0\_0000 thru 0xff\_ffff on pci bus address 0x0 to 0x3f\_ffff.
- 3) Support 66MHz PCI operation



4) fix the following:

Symptom: Arriving requests which do not contain the correct number of micro-packets as defined in the command word this will cause the request dispatcher to get out of sync. The request dispatcher detects the error and issues an interrupt but a read of the interrupt status register might not be possible due to the error.

Symptom: The bridge does not assert REQ64\* during reset to indicate that the bridge is capable of 64-bit data transfers.

Symptom: Control or LLP register writes can cause a hang if followed by any other internal operation other than a read of the register which was written.

5) Error Interrupts: allow disabled error conditions to be observable in some register.

error view register 0x170

error multiple register 0x178

6) Provide a single NIC pin operated from Widget 0 in XBridge mode, and from Bridge at Port F in Super Bridge Mode.

7) Credit count: make the count readable through a register.

bits 15:8 in status register for tx and tx credit counts

8) Increase the size of the internal page map to either 512 entries and also removing the RMF field from page map (RMF always 0).

9) Add a swap per ATE entry.

10) Clock out 66 and 33 only, no enables.

11) Add view to read response buffer addresses

buffer 0 low 0x300

buffer 0 hi 0x308

.....

buffer 15 low 0x3f0

buffer 15 hi 0x3f8

12) Remove the following registers

ssram parity error 0x90

13) remove pending and max trans fields from control register.

14) Add 8 misc inputs for each bridge viewable through bridge

status reg bits 7:0

15) Add 4 more outputs to test outputs on each bridge.

16) Add swap attribute in 64-bit PCI slave mode.

17) remap the rest of pci mapped space to direct space.

18) Add Interrupt generation via PIO in two modes: first, PIO always generates interrupt; second, interrupt pin active and PIO required to generate interrupt.

Will not Fix:

1) Symptom: If a prefetch read stream is flushed by an interrupt while the stream is currently active and the interrupt pin is held low for multiple pci clocks, the re-request of the flushed op can be sent multiple times. This is caused by the pci fsm issuing the operation and the interrupt controller marking the op flushed. This has a tiny performance penalty in that the op is fetched twice if it occurs.

2) Symptom: PIOs cause any partial write buffer, for device 0 only, to prematurely flush. There is no correctness issues just a were slight performance penalty.

---

## 1.6 Changes in Crossbow

---

1.) Source ID field added to the widget 0 status register. Bits 9:6 of the Crossbow Widget 0 Status register now contain a field which indicates the port that the read request originated from. So a widget may determine which port it is connected to by simply reading the widget 0 status register.

## 2.) Warm Reset Fences added:

Nine 8 bit registers have been added to widget 0. Each register is associated with a xbow port or widget 0. The bits in each register determine which source ports are the port will accept warm resets. These registers are reset only by power on reset.

Field	Bits	Reset *	Access	Description
Reserved	31:8			
WarmReset from F Ok	7	1	R/W	0:Warm resets are blocked if they originate from this block. 1:Warm reset from this block will cause Port 8 to receive a warm reset.
WarmReset from E Ok	6	1	R/W	
WarmReset from D Ok	5	1	R/W	
WarmReset from C Ok	4	1	R/W	
WarmReset from B Ok	3	1	R/W	
WarmReset from A Ok	2	1	R/W	
WarmReset from 9 Ok	1	1	R/W	
WarmReset from 8 Ok	0	1	R/W	

**Table 1** Port 8 Reset Fence Register