===
Current Version 1.13   (previous version 1.12)
Date Code   02/27/2004 15:49
Checksum   0x2AFA

New Changs:
    1) New cpu modules from Tyan BIOS codebase
    2) Change BBS configuration from 2 to 0.
    3) Enable spread spectrum.
    4) Prefetch Flush Enable bit. PCI32 slot unstable issue.
    5) Add Intel CPU 0F25H ucode M01F2514
    6) Xeon L3 cache DMI info size=400

Tested items(Bugs fixed):
    1)If Lan card - Intel PRO/1000 MT server (GbE) plug in PCI solt 5
      then run radia test the result is fail in TurboLinux Server 8.
    (Bug ID 055)

    <Root Cause>
    Per the ICH EDS, page 314, Device 30 (0x1e) Function 0,Register
    Offset 50-53, bit 13 is the Prefetch Flush Enable bit.
    Per the document this bit should be set by default. For proper
    cache coherency this bit must be set to 1 by the BIOS

    <Solution>
    BIOS add code to enable this bit

    <Verification>
    1)Intel PRO/1000 MT server (GbE) plug in PCI solt 5
    2)Setup TurboLinux Server 8.
    3)Follow Radia test procedure.

Tested items(Bugs fixed):
    2)If Lan card - 3Com 3C996B-T (GbE) plug in PCI solt 5 then run
    radia test the result is fail in SCO OpenServer 5.0.7
    (Bug ID 057)

    <Root Cause>
    Per the ICH EDS, page 314, Device 30 (0x1e) Function 0,Register
    Offset 50-53, bit 13 is the Prefetch Flush Enable bit.
    Per the document this bit should be set by default. For proper
    cache coherency this bit must be set to 1 by the BIOS

    <Solution>
    BIOS add code to enable this bit

    <Verification>

1)Lan card - 3Com 3C996B-T (GbE) plug in PCI solt 5
2)Setup TurboLinux Server 8.
3)Follow Radia test procedure.

Tested items(Bugs fixed):
3)Plug 3Com 3C996B-T NIC in PCI slot 3 & 5 and install Windows
SBS 2000 as configuration listed, then run Radia. The client
which connected to 3COM LAN card in slot 5 will occur error "TEST
COMPLETE ERROR FOUND, Compare error" or "TEST STOP, I/O ERROR
(COPY):> 30 redirect" in the client.
(Bug ID 071)

<Root Cause>
Per the ICH EDS, page 314, Device 30 (0x1e) Function 0,Register
Offset 50-53, bit 13 is the Prefetch Flush Enable bit.
Per the document this bit should be set by default. For proper
cache coherency this bit must be set to 1 by the BIOS

<Solution>
BIOS add code to enable this bit

<Verification>
1)Lan card - 3Com 3C996B-T (GbE) plug in PCI solt 5
2)Setup Windows2000 sbs.
3)Follow Radia test procedure.

Tested items(Bugs fixed):
4)Sometime the LAN boot order is prior to the hard drive and user
didn't change the BIOS default boot order.
(Bug ID 074)

<Root Cause>
AMI BBS mode 2 spec do not meet HP's requirement. HP prefer mode
0.

<Solution>
Disable the AMI enhanced BBS function. BIOS will restore the
previous boot order if the hard disk attached.

<Verification>
1)Plug in hard drive and make sure hard drive's priority is
higher than the lan's priority.
2) Plug out hard drive and reboot system and into BIOS setup
utility. Priority will be floppy, cdrom, lan.
3) Plug in hard drive and reboot system and into BIOS setup
utility.Priority will be floppy, cdrom ,hard drive, lan.

==